Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: an_jian_qu_dou_dong Download
 Description: abcdefjgajgasg
 Downloaders recently: [More information of uploader xujinlong0909]
 To Search:
  • [key_debouncer] - 4X4keypad shake the module, the keys for
  • [key_scan1] - achieved using Verilog 4 x 4 keyboard pr
  • [key] - Use VHDL to write their own keyboard pro
  • [an_jian_qu_dou_dong] - Button can be used to jitter circuit app
  • [keydebounce] - FPGA to eliminate bounce in key research
  • [colorful_signal] - err
  • [qudou] - Generic VHDL-based state machine keys an
  • [DIP_PB_Counter] - This procedure prevents the effective ji
  • [watch] - VHDL design with a stopwatch functions:
  • [qiduan] - Vhdl language with control buttons to co
File list (Check if you may need any files): 
an_jian_qu_dou_dong
...................\db
...................\..\mapy.asm.qmsg
...................\..\mapy.asm_labs.ddb
...................\..\mapy.cbx.xml
...................\..\mapy.cmp.cdb
...................\..\mapy.cmp.hdb
...................\..\mapy.cmp.kpt
...................\..\mapy.cmp.logdb
...................\..\mapy.cmp.rdb
...................\..\mapy.cmp.tdb
...................\..\mapy.cmp0.ddb
...................\..\mapy.dbp
...................\..\mapy.db_info
...................\..\mapy.eco.cdb
...................\..\mapy.eds_overflow
...................\..\mapy.fit.qmsg
...................\..\mapy.hier_info
...................\..\mapy.hif
...................\..\mapy.map.cdb
...................\..\mapy.map.hdb
...................\..\mapy.map.logdb
...................\..\mapy.map.qmsg
...................\..\mapy.pre_map.cdb
...................\..\mapy.pre_map.hdb
...................\..\mapy.psp
...................\..\mapy.rtlv.hdb
...................\..\mapy.rtlv_sg.cdb
...................\..\mapy.rtlv_sg_swap.cdb
...................\..\mapy.sgdiff.cdb
...................\..\mapy.sgdiff.hdb
...................\..\mapy.signalprobe.cdb
...................\..\mapy.sim.hdb
...................\..\mapy.sim.qmsg
...................\..\mapy.sim.rdb
...................\..\mapy.sim.vwf
...................\..\mapy.sld_design_entry.sci
...................\..\mapy.sld_design_entry_dsc.sci
...................\..\mapy.smp_dump.txt
...................\..\mapy.syn_hier_info
...................\..\mapy.tan.qmsg
...................\..\wed.zsf
...................\mapy.asm.rpt
...................\mapy.done
...................\mapy.fit.rpt
...................\mapy.fit.smsg
...................\mapy.fit.summary
...................\mapy.flow.rpt
...................\mapy.map.rpt
...................\mapy.map.summary
...................\mapy.pin
...................\mapy.pof
...................\mapy.qpf
...................\mapy.qsf
...................\mapy.qws
...................\mapy.sim.rpt
...................\mapy.sof
...................\mapy.tan.rpt
...................\mapy.tan.summary
...................\mapy.vhd
...................\mapy.vwf

CodeBus www.codebus.net