File list (Check if you may need any files):
Microprocessor
..............\alu.v
..............\control.v
..............\cpu.f
..............\CPU.v
..............\csrc
..............\....\5NrIB_d.o
..............\....\5NrI_d
..............\....\5NrI_d.o
..............\....\filelist
..............\....\GWOk_1_d
..............\....\GWOk_1_d.o
..............\....\Makefile
..............\....\vcsconst.incr
..............\....\vcspieces.incr
..............\....\vcstype.incr
..............\....\vcs_inlined_mod.incr
..............\....\vcs_rebuild
..............\default-1.cfg
..............\fileio.o
..............\fileio.tab
..............\IO.v
..............\memory.v
..............\mp.f
..............\simv
..............\simv.daidir
..............\...........\GWOk_1.daidb
..............\...........\vcs.dailu
..............\...........\vcs_mstr.daidb
..............\test_cpu.v
..............\text1.txt
..............\transcript
..............\vcs.key
..............\vector
..............\......\test1.txt
..............\verilog.log