Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 8832135 Download
 Description: A " percentage of seconds, seconds, minutes," digital stopwatch timer can be achieved within an hour of precision to the hundredth of a second time. Digital stopwatch readers can display the digital display through the preparation of procedures to achieve, given the training is only the realization of the process of digital stopwatch. Readers can also function to increase hours of time to achieve full stopwatch function.
 Downloaders recently: [More information of uploader 674637286]
 To Search:
File list (Check if you may need any files):
实战训练3  数字跑表
...................\cmp_state.ini
...................\DOC
...................\...\说明.txt
...................\paobiao.asm.rpt
...................\paobiao.cdf
...................\paobiao.done
...................\paobiao.fit.eqn
...................\paobiao.fit.rpt
...................\paobiao.fit.summary
...................\paobiao.flow.rpt
...................\paobiao.map.eqn
...................\paobiao.map.rpt
...................\paobiao.map.summary
...................\paobiao.pin
...................\paobiao.pof
...................\paobiao.qpf
...................\paobiao.qsf
...................\paobiao.qws
...................\paobiao.saf
...................\paobiao.sim.rpt
...................\paobiao.sof
...................\paobiao.tan.rpt
...................\paobiao.tan.summary
...................\paobiao.vwf
...................\SRC
...................\...\paobiao.v
    

CodeBus www.codebus.net