Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CRC_Code Download
 Description: a cycle ruduandency code
 Downloaders recently: [More information of uploader maxpayne200]
 To Search:
  • [Rs232sourcecode] - Working RS232 controller running at 9600
  • [Adder] - This is an 16 bit adder using vhdl
File list (Check if you may need any files):
CRC Code
........\cmp_state.ini
........\CRC.asm.rpt
........\CRC.done
........\CRC.fit.eqn
........\CRC.fit.rpt
........\CRC.fit.summary
........\CRC.flow.rpt
........\CRC.map.eqn
........\CRC.map.rpt
........\CRC.map.summary
........\CRC.pin
........\CRC.pof
........\CRC.qpf
........\CRC.qsf
........\CRC.qws
........\CRC.sof
........\CRC.tan.rpt
........\CRC.tan.summary
........\CRC.vhd
........\CRC_assignment_defaults.qdf
........\db
........\..\CRC.asm.qmsg
........\..\CRC.cbx.xml
........\..\CRC.cmp.cdb
........\..\CRC.cmp.hdb
........\..\CRC.cmp.rdb
........\..\CRC.cmp.tdb
........\..\CRC.cmp0.ddb
........\..\CRC.db_info
........\..\CRC.eco.cdb
........\..\CRC.fit.qmsg
........\..\CRC.hier_info
........\..\CRC.hif
........\..\CRC.map.cdb
........\..\CRC.map.hdb
........\..\CRC.map.qmsg
........\..\CRC.pre_map.cdb
........\..\CRC.pre_map.hdb
........\..\CRC.psp
........\..\CRC.rtlv.hdb
........\..\CRC.rtlv_sg.cdb
........\..\CRC.rtlv_sg_swap.cdb
........\..\CRC.sgdiff.cdb
........\..\CRC.sgdiff.hdb
........\..\CRC.sld_design_entry.sci
........\..\CRC.sld_design_entry_dsc.sci
........\..\CRC.syn_hier_info
........\..\CRC.tan.qmsg
........\..\CRC_cmp.qrpt
    

CodeBus www.codebus.net