Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jtd Download
 Description: The verilog language is FPGA-based traffic light controller, respectively, the four direction control of traffic lights-off
 Downloaders recently: [More information of uploader jyb6844]
File list (Check if you may need any files):
实战训练5 交通灯控制器
......................\cmp_state.ini
......................\DOC
......................\...\说明.txt
......................\SRC
......................\...\traffic.v
......................\traffic.asm.rpt
......................\traffic.done
......................\traffic.fit.eqn
......................\traffic.fit.rpt
......................\traffic.fit.summary
......................\traffic.flow.rpt
......................\traffic.map.eqn
......................\traffic.map.rpt
......................\traffic.map.summary
......................\traffic.pin
......................\traffic.pof
......................\traffic.qpf
......................\traffic.qsf
......................\traffic.qws
......................\traffic.saf
......................\traffic.sim.rpt
......................\traffic.sof
......................\traffic.tan.rpt
......................\traffic.tan.summary
......................\traffic.vwf
    

CodeBus www.codebus.net