Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: paobiao Download
 Description: FPGA-based digital stopwatch system design, the smallest unit is a digital dial indicator. Binary using the metric system.
 Downloaders recently: [More information of uploader jyb6844]
 To Search: stopwatch digital vhdl
  • [paobiao] - Software development environment: ISE 7.
  • [paobiao] - Digital stopwatch given the source code,
  • [Task03] - this is a relatively simple program.
File list (Check if you may need any files):
实战训练3  数字跑表
...................\cmp_state.ini
...................\DOC
...................\...\说明.txt
...................\paobiao.asm.rpt
...................\paobiao.cdf
...................\paobiao.done
...................\paobiao.fit.eqn
...................\paobiao.fit.rpt
...................\paobiao.fit.summary
...................\paobiao.flow.rpt
...................\paobiao.map.eqn
...................\paobiao.map.rpt
...................\paobiao.map.summary
...................\paobiao.pin
...................\paobiao.pof
...................\paobiao.qpf
...................\paobiao.qsf
...................\paobiao.qws
...................\paobiao.saf
...................\paobiao.sim.rpt
...................\paobiao.sof
...................\paobiao.tan.rpt
...................\paobiao.tan.summary
...................\paobiao.vwf
...................\SRC
...................\...\paobiao.v
    

CodeBus www.codebus.net