Description: Based on the VHDL language and string conversion process, there are four parallel output is converted to serial output
To Search:
- [s_pandp_s] - prepared using VHDL and string conversio
- [fifo_datapath] - verilog achieved, and through serial swi
- [serial] - Serial port data transmission experiment
- [bc_6] - To implement the six-bit data width and
- [5] - String and the conversion process, from
- [parell_to_serial] - The module main is completed and the str
- [zzx] - err
- [chuanbing] - I have written FPGA series and transform
- [jdcbzh] - Use VHDL language string and conversion
- [p2s] - And the string conversion module, which
File list (Check if you may need any files):
Download