Description: Using FPGA to achieve CRC algorithm, only one pulse will be able to realize, than the traditional algorithm greatly saving time shift
- [OMNeT.Rar] - wsn (wireless sensor networks) simulatio
- [routing] - omnet++ simulation under 100 nodes routi
- [example3] - OMNeT++ Example, you can modify the refe
- [tictoc] - Simulation OMNet classic tictoc, this is
- [win32ComProgramming] - In industrial control, industrial contro
- [pll] - Using FPGA digital phase-locked loop, de
- [test11] - In altera de1 installed on the board fat
- [RS232] - Realize this experiment, PS/2 interface
File list (Check if you may need any files):