Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: gate_control Download
 Description: written in Verilog digital frequency meter control module, the program control
 Downloaders recently: [More information of uploader 171782318]
 To Search:
  • [Freq] - Simple digital frequency meter, using Ve
  • [VHDL] - Using VHDL digital frequency meter, 1. T
  • [freq] - Cymometer 4, 10 ~ 100kHz realize the fre
  • [verilog] - Verilog design example, a very detailed
  • [onehehe] - Verilog design Cymometer 4, can be measu
  • [C2] - Simple calculator source. There are four
  • [dispselect] - written in Verilog digital frequency met
  • [freq] - Intelligent frequency meter 1. Frequency
  • [freq] - Digital frequency meter, seven counts, s
  • [reportform] - it is nice report modole
File list (Check if you may need any files):
gate_control
............\cmp_state.ini
............\db
............\..\gate_control.asm.qmsg
............\..\gate_control.cmp.cdb
............\..\gate_control.cmp.ddb
............\..\gate_control.cmp.hdb
............\..\gate_control.cmp.rdb
............\..\gate_control.cmp.tdb
............\..\gate_control.cmp0.ddb
............\..\gate_control.db_info
............\..\gate_control.eco.cdb
............\..\gate_control.eds_overflow
............\..\gate_control.fit.qmsg
............\..\gate_control.hier_info
............\..\gate_control.hif
............\..\gate_control.map.cdb
............\..\gate_control.map.hdb
............\..\gate_control.map.qmsg
............\..\gate_control.pre_map.cdb
............\..\gate_control.pre_map.hdb
............\..\gate_control.psp
............\..\gate_control.rtlv.hdb
............\..\gate_control.rtlv_sg.cdb
............\..\gate_control.rtlv_sg_swap.cdb
............\..\gate_control.sgdiff.cdb
............\..\gate_control.sgdiff.hdb
............\..\gate_control.sim.hdb
............\..\gate_control.sim.qmsg
............\..\gate_control.sim.rdb
............\..\gate_control.sim.vwf
............\..\gate_control.sld_design_entry.sci
............\..\gate_control.sld_design_entry_dsc.sci
............\..\gate_control.syn_hier_info
............\..\gate_control.tan.qmsg
............\..\gate_control_cmp.qrpt
............\..\gate_control_sim.qrpt
............\gate_control.asm.rpt
............\gate_control.bsf
............\gate_control.done
............\gate_control.fit.eqn
............\gate_control.fit.rpt
............\gate_control.fit.summary
............\gate_control.flow.rpt
............\gate_control.map.eqn
............\gate_control.map.rpt
............\gate_control.map.summary
............\gate_control.pin
............\gate_control.pof
............\gate_control.qpf
............\gate_control.qsf
............\gate_control.qws
............\gate_control.sim.rpt
............\gate_control.tan.rpt
............\gate_control.tan.summary
............\gate_control.v
............\gate_control.vwf
    

CodeBus www.codebus.net