Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 528995200441123245276683 Download
 Description: FPGA-based multi-functional electronic clock design to use would like to help everyone ah
 Downloaders recently: [More information of uploader xuhongbin531]
 To Search:
File list (Check if you may need any files):
200441123245276683
..................\100vhdl例子
..................\...........\10_function
..................\...........\...........\10_bit_to_int.vhd
..................\...........\...........\README.TXT
..................\...........\11_wiredor
..................\...........\..........\11_wiredor.vhd
..................\...........\..........\README.TXT
..................\...........\12_convert
..................\...........\..........\12_convert.vhd
..................\...........\..........\README.TXT
..................\...........\13_SHL
..................\...........\......\13_SHL.VHD
..................\...........\......\README.TXT
..................\...........\14_MVL7_functions
..................\...........\.................\14_MVL7_functions.vhd
..................\...........\.................\README.TXT
..................\...........\15_MUX41
..................\...........\........\15_MUX41.VHD
..................\...........\........\15_MVL7_functions.vhd
..................\...........\........\15_MVL7_syn_types.vhd
..................\...........\........\15_test_vectors_mux41.vhd
..................\...........\........\15_TYPES.VHD
..................\...........\........\README.TXT
..................\...........\16_MUX
..................\...........\......\16_multiple_mux.vhd
..................\...........\......\16_MVL7_functions.vhd
..................\...........\......\16_test_vectors.vhd
..................\...........\......\16_TYPES.VHD
..................\...........\......\README.TXT
..................\...........\......\TYPES.VHD
..................\...........\17_parity
..................\...........\.........\17_parity.vhd
..................\...........\.........\17_test_bench.vhd
..................\...........\.........\README.TXT
..................\...........\18_LIB
..................\...........\......\18_tech_lib.vhd
..................\...........\......\18_test_lib.vhd
..................\...........\......\README.TXT
..................\...........\19_test_194
..................\...........\...........\19_test_194.vhd
..................\...........\1_ADDER
..................\...........\.......\1_ADDER
..................\...........\.......\.......\1_ADDER.exp
..................\...........\.......\.......\files
..................\...........\.......\.......\.....\L1.rpt
..................\...........\.......\.......\.....\L2.rpt
..................\...........\.......\.......\.....\L3.rpt
..................\...........\.......\.......\workdirs
..................\...........\.......\.......\........\aa
..................\...........\.......\.......\........\..\ADDER.sim
..................\...........\.......\.......\........\..\ADDER.syn
..................\...........\.......\.......\........\..\Anal.info
..................\...........\.......\.......\........\..\Anal.out
..................\...........\.......\.......\........\WORK
..................\...........\.......\.......\........\....\Anal.info
..................\...........\.......\.......\........\....\Anal.out
..................\...........\.......\.......\........\....\BIT_RTL_ADDER.sim
..................\...........\.......\.......\........\....\BIT_RTL_ADDER.syn
..................\...........\.......\1_adder.acf
..................\...........\.......\1_adder.hif
..................\...........\.......\1_adder.mmf
..................\...........\.......\1_ADDER.VHD
..................\...........\.......\bir_rtl_adder.acf
..................\...........\.......\bir_rtl_adder.hif
..................\...........\.......\bir_rtl_adder.mmf
..................\...........\.......\bir_rtl_adder.tdf
..................\...........\.......\bit_rtl_adder.acf
..................\...........\.......\bit_rtl_adder.hif
..................\...........\.......\bit_rtl_adder.mmf
..................\...........\.......\bit_rtl_adder.vhd
..................\...........\.......\LIB.DLS
..................\...........\.......\README.TXT
..................\...........\.......\U2268397.DLS
..................\...........\20_test_159
..................\...........\....

CodeBus www.codebus.net