Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: an501_design_example Download
 Description: PWM files for CPLD, learn how to write VHDL language program
 Downloaders recently: [More information of uploader xiongyishun]
  • [progmMMM2] - pwm code is mainly for FPGA-based contro
  • [CPLD20008410510] - CPLD based on the PWM control circuit de
  • [brushless_FPGA] - FPGA in the brushless DC motor control,
  • [pwm] - Freescale HCS12 chip using the PWM funct
  • [PWM] - VKDL languages with PWM control procedur
  • [Source] - PWM Verilog source code, can be tested t
  • [PWM_control_motor] - This is a project about PWM. Application
  • [lai_PWM] - FPGA in Verilog source code under the PW
  • [PWM] - Realization of PWM wave generation, can
  • [pwm] - use fpga generate pwm signal
File list (Check if you may need any files):
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example
.............................................................\code
.............................................................\....\pwm_main.v
.............................................................\modelsim
.............................................................\........\pulse_width_modulator.cr.mti
.............................................................\........\pulse_width_modulator.mpf
.............................................................\........\pwm_main.v
.............................................................\........\pwm_sim.cr.mti
.............................................................\........\pwm_sim.mpf
.............................................................\........\test_pwm.v

.............................................................\........\wave.do

.............................................................\........\wave2.do

.............................................................\........\wave3.do

.............................................................\........\wave4.do

.............................................................\........\wave5.do
.............................................................\........\work
.............................................................\........\....\altufm_osc0_altufm_osc_1p3
.............................................................\........\....\..........................\verilog.asm
.............................................................\........\....\..........................\_primary.dat
.............................................................\........\....\..........................\_primary.vhd
.............................................................\........\....\clkgen
.............................................................\........\....\......\verilog.asm
.............................................................\........\....\......\_primary.dat
.............................................................\........\....\......\_primary.vhd
.............................................................\........\....\clk_gen
.............................................................\........\....\.......\verilog.asm
.............................................................\........\....\.......\_primary.dat
.............................................................\........\....\.......\_primary.vhd
.............................................................\........\....\dutycycle
.............................................................\........\....\.........\verilog.asm
.............................................................\........\....\.........\_primary.dat
.............................................................\........\....\.........\_primary.vhd
.............................................................\........\....\duty_cycle
.............................................................\........\....\..........\verilog.asm
.............................................................\........\....\..........\_primary.dat
.............................................................\........\....\..........\_primary.vhd
.............................................................\........\....\pwm_gen
.............................................................\........\....\.......\verilog.asm
.............................................................\........\....\.......\_primary.dat
.............................................................\........\....\.......\_primary.vhd
.............................................................\........\....\pwm_main
.............................................................\........\....\........\verilog.asm
.............................................................\........\....\........\_primary.dat
.............................................................\........\....\........\_primary.vhd
.............................................................\........\....\test_pwm
.........

CodeBus www.codebus.net