Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lift_syn Download
 Description: The realization of simple 4 layer core elevator control module, the completion of the elevator on the lower control, indicator light shows that determine the priority and many other commonly used functions.
 Downloaders recently: [More information of uploader mucenl_lxy]
 To Search:
  • [FLOOR1] - lift the hardware description language d
  • [Lift] - VHDL prepared 6-storey elevator controll
File list (Check if you may need any files):
flift.vhd
fsmviewer.fsm
lift.prd
lift.prj
lift.sdc
rev_2
.....\.recordref
.....\flift.fse
.....\flift.htm
.....\flift.map
.....\flift.sap
.....\flift.srd
.....\flift.srm
.....\flift.srr
.....\flift.srs
.....\flift.sxr
.....\flift.tap
.....\flift.tcl
.....\flift.tlg
.....\flift.vqm
.....\flift.xrf
.....\flift_cons.tcl
.....\flift_fsm.sdc
.....\flift_rm.tcl
.....\fsmviewer.fsm
.....\par_1
.....\rpt_FLIFT.areasrr
.....\rpt_FLIFT_areasrr.htm
.....\syntmp
.....\......\flift.msg
.....\......\flift.plg
.....\......\flift_cons_ui.tcl
.....\......\flift_flink.htm
.....\......\flift_srr.htm
.....\......\flift_toc.htm
.....\......\fsm_tmp_cons_ui.tcl
.....\......\lift_flink.htm
.....\......\sap.log
.....\verif
.....\.....\flift.vif
    

CodeBus www.codebus.net