Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dallas_one-wire Download
 Description: dallas one wire to achieve the VHDL approach commonly used.
 Downloaders recently: [More information of uploader chenyi_ch]
File list (Check if you may need any files):
dallas_one-wire
...............\clk_divider.vhd
...............\CVS
...............\...\Entries
...............\...\Entries.Extra
...............\...\Entries.Extra.Old
...............\...\Entries.Old
...............\...\Repository
...............\...\Root
...............\...\Template
...............\DS1821_2.vhd
...............\one_wire.vhd
    

CodeBus www.codebus.net