Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: vhdl_miaobiao Download
 Description: Use VHDL to achieve the functions of a stopwatch with a stopwatch function, who, seconds indicates that the latter can add their own alarm clock module.
 Downloaders recently: [More information of uploader sin830813]
 To Search:
  • [VERILOGMIAOBIAO] - Stopwatch timer Verilog realize, is a pr
  • [UP3_CLOCK] - In the UP3 development board has been ve
  • [Second] - second.rar this is the one to do stopwat
  • [stopwatch] - Stopwatch timer can be used to compile t
File list (Check if you may need any files):
用vhdl实现秒表.doc
    

CodeBus www.codebus.net