Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: std_cf_2s60_ES Download
 Description: Altera Corporation development board 2s60 CF Card routines (initialization, read, write, test, etc.)
 Downloaders recently: [More information of uploader qp_402]
 To Search: CF
  • [ZLG_CF] - CF card-driven programming, which contai
  • [14_DSP_] - 14 kinds of DSP procedures. I get for a
  • [post_norm_addsub] - The post-normalization VHDL program sour
  • [uart] - VHDL language, full-featured serial modu
  • [CF_Card] - CF card driver included quartus function
File list (Check if you may need any files):
std_cf_2s60_ES
..............\button_pio.v
..............\cf.v
..............\cpu.ocp
..............\cpu.v
..............\cpu_jtag_debug_module.v
..............\cpu_jtag_debug_module_wrapper.v
..............\cpu_mult_cell.v
..............\cpu_ociram_default_contents.mif
..............\cpu_test_bench.v
..............\delay_reset_block.bdf
..............\delay_reset_block.bsf
..............\high_res_timer.v
..............\ic_tag_ram.mif
..............\jtag_uart.v
..............\led_pio.v
..............\onchip_ram_64_kbytes.hex
..............\onchip_ram_64_kbytes.v
..............\reconfig_request_pio.v
..............\reset_counter.bsf
..............\reset_counter.v
..............\rf_ram_a.mif
..............\rf_ram_b.mif
..............\sdram.v
..............\sdram_pll.bsf
..............\sdram_pll.v
..............\sdram_pll_bb.v
..............\sdram_test_component.v
..............\seven_seg_pio.v
..............\standard.asm.rpt
..............\standard.asm.rpt.htm
..............\standard.bdf
..............\standard.pin
..............\standard.qpf
..............\standard.qsf
..............\standard.qws
..............\standard.sof
..............\std_2s60ES.bsf
..............\std_2s60ES.ptf
..............\std_2s60ES.v
..............\std_2s60ES_setup_quartus.tcl
..............\sysid.v
..............\sys_clk_timer.v
..............\uart1.v
    

CodeBus www.codebus.net