Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
baskterballconter
Download
Category:
VHDL-FPGA-Verilog
Tags:
[Text]
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
kaoyan1030
Description:
This is a matter of 24 seconds count basketball Verilog procedures, the procedures included in the start, pause, reset button.
Downloaders recently:
[
More information of uploader kaoyan1030
]
To Search:
[
yunsuan-verilog
] - operations for the realization of the ex
[
trafficLight-verilog
] - traffic lights to achieve the state mach
[
lqjf
] - this procedure is a game of basketball o
[
digitalclock503
] - basic functions : 1. With time, minutes
[
ALU
] - ALU can be 16 kinds of operations (inclu
[
lanqiujifenjishiqi
] - Basketball scoreboard timer, accurate ti
File list
(Check if you may need any files):
baskterballconter.txt
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.