Description: verilog code16-bit carry look-ahead adderoutput [15:0] sum// sum of the aggregate output carryout// binary input [15:0] A_in// input Ainput [15:0] B_in// input Binput carryin// article C0-level binary
- [adder16bit] - 16 high-speed adder using Verilog langua
- [lookahead] - implement of carry look ahead adder vith
File list (Check if you may need any files):
cla16.v
Download