Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
HUAWEIFPGADESIGNRULES
Download
Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
31kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
bill0715
Description:
Huawei s FPGA design norms, including norms TESTBENGH writing, etc.
Downloaders recently:
[
More information of uploader bill0715
]
To Search:
[
Synplify
] - Synplify tool Guide (Huawei document) Sy
[
FPGAdesignXilinx
] - Huawei internal information, with regard
[
verilog
] - The book briefly introduce the Verilog h
[
VHDL123
] - Examples of VHDL language, Huawei-house
[
HuaweiFPGAdesignflowguide
] - Huawei within the FPGA design training t
[
Huaweilogicleveldesignspecifications
] - Huawei logic level design specification
File list
(Check if you may need any files):
华为FPGA设计规范.doc
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.