Description: Based on the Xilinx Vertex2 can be integrated 2048x10-bit read and write can control the FIFO module source code, the depth of controllable
- [taxiwork] - introduced FPGA-based multifunctional ta
- [fifo_core] - Classic source FIFO implementation, ther
File list (Check if you may need any files):
fifoi.v