Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: seven Download
 Description: This is my ISP programming in an independent experiment using a structured, prepared as described in a seven-member voting machine, through a unique 3 times a full adder mapping method in order to achieve a vote of seven functions, with the network on any other A seven-member voting machine source code must not identical.
 Downloaders recently: [More information of uploader 82512730]
  • [select7] - VHDL seven people to vote for you for fr
  • [voterandcounter] - With VHDL source code written procedures
  • [add] - A full adder and its source code to achi
File list (Check if you may need any files):
seven
.....\adder.acf
.....\adder.fit
.....\adder.hif
.....\adder.mmf
.....\adder.ndb
.....\adder.pin
.....\adder.pof
.....\adder.rpt
.....\adder.snf
.....\ADDER.sym
.....\adder.vhd
.....\f_adder.acf
.....\f_adder.fit
.....\f_adder.hif
.....\f_adder.mmf
.....\f_adder.ndb
.....\f_adder.pin
.....\f_adder.pof
.....\f_adder.rpt
.....\f_adder.scf
.....\f_adder.snf
.....\F_ADDER.sym
.....\f_adder.vhd
.....\LIB.DLS
.....\or2a.acf
.....\or2a.fit
.....\or2a.hif
.....\or2a.mmf
.....\or2a.ndb
.....\or2a.pin
.....\or2a.pof
.....\or2a.rpt
.....\or2a.snf
.....\OR2A.sym
.....\or2a.vhd
.....\seven.acf
.....\seven.fit
.....\seven.hif
.....\seven.mmf
.....\seven.ndb
.....\seven.pin
.....\seven.pof
.....\seven.rpt
.....\seven.scf
.....\seven.snf
.....\SEVEN.sym
.....\seven.vhd
.....\U1046306.DLS
.....\U1358130.DLS
.....\U2209581.DLS
.....\U2695582.DLS
.....\U2801992.DLS
.....\U4954417.DLS
.....\U7224516.DLS
.....\U7277996.DLS
.....\U8913760.DLS
.....\U8992700.DLS
.....\U9504111.DLS
.....\U9948873.DLS
    

CodeBus www.codebus.net