Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CNT10_P Download
 Description: This is counter to eliminate glitches decimal source, needy students can refer to you!
 Downloaders recently: [More information of uploader 172871861]
 To Search:
  • [VHDL-fpga] - This is a very good use of VHDL programm
  • [PLDsheji] - contain : multi-clock system design, how
  • [sd_audio_aic23] - SD card and AIC23 digital Audio output e
  • [vhdl] - Ppt version of VHDL Tutorial VHDL Introd
  • [glitch_gen] - Verilog examples generated glitch genera
  • [qumaoci] - On the FPGA design methodology deburring
File list (Check if you may need any files): 
CNT10_P
.......\cnt10.acf
.......\cnt10.fit
.......\cnt10.hex
.......\cnt10.hif
.......\cnt10.mmf
.......\cnt10.ndb
.......\cnt10.pin
.......\cnt10.pof
.......\cnt10.rpt
.......\cnt10.scf
.......\cnt10.snf
.......\cnt10.sof
.......\CNT10.sym
.......\cnt10.ttf
.......\cnt10.vhd
.......\gdfcnt10.acf
.......\GDFcnt10.gdf
.......\gdfcnt10.hif
.......\LIB.DLS
.......\U3604684.DLS
.......\U8105855.DLS
.......\U9732403.DLS

CodeBus www.codebus.net