Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: j Download
 Description: VHDL programming shift register. The left and shifted to right
 Downloaders recently: [More information of uploader vivi__hi]
 To Search:
File list (Check if you may need any files):
bid_shift_reg
.............\7-1
.............\...\1.bmp

.............\...\2.bmp

.............\...\3.bmp
.............\...\3.doc
.............\...\3.jpg
.............\...\4.bmp
.............\...\4.jpg
.............\...\5.bmp
.............\...\5.jpg
.............\...\6.bmp
.............\...\6.jpg
.............\...\7.bmp
.............\...\7.jpg
.............\bid_shift_reg.acf
.............\bid_shift_reg.fit
.............\bid_shift_reg.hex
.............\bid_shift_reg.hif
.............\bid_shift_reg.mmf
.............\bid_shift_reg.ndb
.............\bid_shift_reg.pin
.............\bid_shift_reg.pof
.............\bid_shift_reg.rpt
.............\bid_shift_reg.scf
.............\bid_shift_reg.snf
.............\bid_shift_reg.sof
.............\BID_SHIFT_REG.sym
.............\bid_shift_reg.ttf
.............\bid_shift_reg.vhd
.............\LIB.DLS
.............\U2921834.DLS
.............\U3325108.DLS
.............\U9322828.DLS
.............\U9934179.DLS
    

CodeBus www.codebus.net