Description: VHDL digital clock design process design requirements for the basic requirements: 1,24 hours count display 2, with a school function (hours, minutes) additional requirements: 1, the realization of an alarm clock function (timing, downtown ring)
- [real-timeclock-SCM.Rar] - timer interruption using the method to d
- [trafficlight] - VHDL prepared by the traffic lights proc
- [VHDL-FPGA-clock] - FPGA design, VHDL programming, max plus
- [dclocke] - vhdl digital clock designed, the princip
- [clock] - VHDL based on the digital clock has an a
- [clock] - Digital Clock in VHDL source code, enabl
- [myshizhong] - The program realization of a digital clo
- [rili] - System function with a date electronic c
- [testlamp] - err
- [songer2] - VHDL language used to achieve more than
File list (Check if you may need any files):
vhdl_clock.doc
Download