Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
FPGAbasedontheworkofthe1024-pointpipelinedFFT
Download
Category:
VHDL-FPGA-Verilog
Tags:
File Size:
6.4mb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
xxqforum
Description:
FPGA based on the work of the 1024-point pipelined FFT approach the realization of the technical staff for doing fpga signal processing reference
Downloaders recently:
[
More information of uploader xxqforum
]
To Search:
FFT 1024
fft fpga
[
jaguar2s
] - 8-1024 points FFT/IFFT transform, VHDL d
[
20060510205455473
] - vhdl design examples, to help novice FPG
[
GPS
] - GPS receiver software design of the clas
[
1024FFT_ASIC
] - 1024 point complex FFT processor dedicat
[
acquisitionmethods
] - FFT applied to GPS fast catching aspects
[
code-acquisition-technique-using-FFT
] - GPS signal baseband signal in the IEEE a
[
fft1024
] - an implementation of fft 1024 with cos a
[
FFTdesign
] - FFT processor design and applied researc
[
FPGA-basedrealizationoftheFFT
] - FPGA-based realization of the FFT proces
[
FFT-IP
] - In the FPGA to achieve the fft, there is
File list
(Check if you may need any files):
基于FPGA的1024点流水线工作方式的FFT实现.kdh
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.