Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Communication-Mobile
Title: wb_lpc_latest.tar Download
 Description: Wishbone to LPC (Low-Pin Count) Bridge, includes master and slave modules. Supports 8-bit I/O Read and Write cycles, 8-bit Memory Read/Write cycles, DMA cycles, and up to 32-bit Firmware memory read/write cycles. Serial IRQ support is also provided. None of this has been tested (yet) with a third-party LPC Peripheral or Host.
 Downloaders recently: [More information of uploader mail2n.arun]
 To Search: wishbone WISHBONE LPC VHDL slave lpc vhdl VHDL DMA low pin count VHDL read memory
  • [wb_rtc] - //-*- Mode: Verilog-*- // Filename : wb_
  • [pcicard] - pci debug card of the VHDL source code
  • [Flashmemory] - Fusion of Flash memory testing, storage
  • [sg-dma] - DMA exmaple
  • [lpc] - verilog code for LPC device
  • [mem_ctrl] - memory very useful free core
  • [timer_qw] - The driver clock driver for the DSP2812,
  • [AFL_collection] - a more accurate smooth average function
  • [AX88172A_ASIX_935773] - The AX88772A/AX88172A Low-pin-count USB
  • [spi_master] - SPI wishbone master and verification env
File list (Check if you may need any files): 
wb_lpc_latest.tar

CodeBus www.codebus.net