Register -- Universal -- This design is a universa

Title: Register

Category:
GIS program
Tags:
[WORD]
File Size:
4kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
dengjsong

Description: -- Universal Register -- This design is a universal register which can be used as a straightforward storage register, a bi-directional shift register, an up counter and a down counter. -- The register can be loaded from a set of parallel data inputs and the mode is controlled by a 3-bit input. -- The termcnt (terminal count) output goes high when the register contains zero. -- download from: www.fpga.com.cn & www.pld.com.cn

Downloaders recently: [More information of uploader dengjsong]

To Search: UP DOWN COUNTER shift

[Verilog-statemachine] - use Verilog Programming state machine ex
[shift-mul] - In the algorithm level to realize the pr
[verilog] - Shift Registers a bucket. V file contain
[shifter] - 8-bit bi-directional shift register: the
[ShiftRegister] - Shift register verilog code
[shift_register] - Using Verilog implementation of the shif
[shift] - Simple shift register with testbench in
[UniversalRegister] - This design is a universal register whic
[8bit_upDown_counter] - a simple 8 bit up/down counter, very han

File list (Check if you may need any files):

Register.doc

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net