Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UniversalRegister Download
 Description: This design is a universal register which can be used as a straightforward storage register, a bi-directional shift register, an up counter and a down counter. The register can be loaded from a set of parallel data inputs and the mode is controlled by a 3-bit input.
 Downloaders recently: [More information of uploader xulijing1988]
 To Search:
  • [CpldVhdl] - VHDL language used to write the procedur
  • [Lift] - VHDL prepared 6-storey elevator controll
  • [shift_register] - Using Verilog implementation of the shif
  • [Register] - -- Universal Register -- This design is
File list (Check if you may need any files):
Universal Register.txt
    

CodeBus www.codebus.net