Description: Divider design used in this paper, the principle of division is: For the eight unsigned dividend A, the first of A into the high-low 8 0 8 is the A number of C, in each clock rising edge to the left C Mobile One, and finally a zero, at the same time to determine whether C is greater than the high-8 divisor B, so is the high C 8 minus B, at the same time shift operation, the location will be C s second one. Otherwise, continue to shift operation. After eight cycles, received a high C for more than eight the number of eighth place for the business. From Figure (1) can clearly see that the divider works. This mainly includes divider comparators, subtraction, and shifter, controller modules.
To Search:
- [cpupipeline] - CPU design, adders, multiplier, divider
- [32_16div] - This is a simple divider (32bit/16bit),
- [jianbo] - The use of CORDIC algorithm for completi
- [Multiplier] - VHDL language used to describe a few exa
- [FPGA] - Encyclopedia of FPGA design information
- [div] - Divider circuit design, the basic idea o
File list (Check if you may need any files):
20074621282517
..............\division.acf
..............\division.hif
..............\division.VHD
Download