Description: EDA environment to achieve four decimal code lock and unlock function of the settings and change the use of passwords, but also to prevent the jitter
To Search:
- [timer] - VHDL code: electronic clock and simulati
- [sopcast] - Unlock the completion of overtime alarm,
- [VHDL-topics-Electronic-locks] - VHDL design of the password lock feature
- [elock] - The design of electronic locks. Code
- [VHDL(LOCK)] - VHDL Digital Design and Implementation o
File list (Check if you may need any files):
采用EDA实现4位十进制数字密码锁.pdf
Download