Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: USB Download
 Description: USB to achieve the VHDL source code (using VHDL hardware description language, through the development of Altera QuartusII)
 Downloaders recently: [More information of uploader liulei.mvp]
  • [usb] - Functions/Classes:
  • [usb1_funct] - usb device client source code, including
  • [usb20_ipcore_usb_funct] - usb chips ip core. with HDL description
  • [USBcomm] - fpga usb interface system design example
  • [USB] - USB source code, based on the VHDL langu
  • [USB2.0IP(RTL)] - USB2.0 IP,Verilog HDL
  • [usb] - usb ip core
File list (Check if you may need any files):
USB的VHDL实现源码
.................\firmware.a51
.................\FIRMWARE.HEX
.................\SRAM.vhd
.................\TBxsp010.vhd
.................\TBxsp010pak.vhd
.................\transcript
.................\usbEP0.vhd
.................\usbTSTPAK.vhd
.................\vish_stacktrace.vstf
.................\XSP010.vhd
.................\xspCLK.vhd
.................\xspCORE.vhd
.................\xspFPGA.vhd
.................\xspLED.vhd
.................\xspPHY.vhd
.................\xspUC.vhd
.................\xspUSB.vhd
    

CodeBus www.codebus.net