Description: phase-locked pll of fpga design, altera devices EP1s25 selection, design
To Search:
- [shuzisuoxiang] - Digital phase-locked loop (DPLL) technol
- [Lab2a] - C Code for a Nios II to switch led on a
- [tri_ramp_gen] - an 8-bit triangle/ramp wave generator ba
- [pll] - Abstract: This paper describes the worki
File list (Check if you may need any files):
fast_pll.vhd