Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzizhong Download
 Description: 1. Time functions the way the 24-hour, show hours, minutes, seconds. 2. The use of double bond at the Law School, MODE and SET, always choose the former model (including the hours, minutes and seconds when the school), the latter pulse school. 3. Results A total of six positive digital display.
 Downloaders recently: [More information of uploader shijan202]
 To Search:
  • [2] - AT89C2051 clock process, with a total of
File list (Check if you may need any files):
shuzizhong
..........\ADJUSTER.vhd
..........\ADJUSTER.vhd.bak
..........\COUNTER24.vhd
..........\COUNTER60.vhd
..........\COUNTER60.vhd.bak
..........\db
..........\..\prev_cmp_TOP.map.qmsg
..........\..\prev_cmp_TOP.qmsg
..........\..\TOP.asm.qmsg
..........\..\TOP.cbx.xml
..........\..\TOP.cmp.bpm
..........\..\TOP.cmp.cdb
..........\..\TOP.cmp.ecobp
..........\..\TOP.cmp.hdb
..........\..\TOP.cmp.logdb
..........\..\TOP.cmp.rdb
..........\..\TOP.cmp.tdb
..........\..\TOP.cmp0.ddb
..........\..\TOP.cmp_bb.cdb
..........\..\TOP.cmp_bb.hdb
..........\..\TOP.cmp_bb.logdb
..........\..\TOP.cmp_bb.rcf
..........\..\TOP.dbp
..........\..\TOP.db_info
..........\..\TOP.eco.cdb
..........\..\TOP.eds_overflow
..........\..\TOP.fit.qmsg
..........\..\TOP.hier_info
..........\..\TOP.hif
..........\..\TOP.map.bpm
..........\..\TOP.map.cdb
..........\..\TOP.map.ecobp
..........\..\TOP.map.hdb
..........\..\TOP.map.logdb
..........\..\TOP.map.qmsg
..........\..\TOP.map_bb.cdb
..........\..\TOP.map_bb.hdb
..........\..\TOP.map_bb.logdb
..........\..\TOP.pre_map.cdb
..........\..\TOP.pre_map.hdb
..........\..\TOP.psp
..........\..\TOP.pss
..........\..\TOP.rtlv.hdb
..........\..\TOP.rtlv_sg.cdb
..........\..\TOP.rtlv_sg_swap.cdb
..........\..\TOP.sgdiff.cdb
..........\..\TOP.sgdiff.hdb
..........\..\TOP.signalprobe.cdb
..........\..\TOP.sim.cvwf
..........\..\TOP.sim.hdb
..........\..\TOP.sim.qmsg
..........\..\TOP.sim.rdb
..........\..\TOP.sld_design_entry.sci
..........\..\TOP.sld_design_entry_dsc.sci
..........\..\TOP.syn_hier_info
..........\..\TOP.tan.qmsg
..........\..\TOP.tis_db_list.ddb
..........\..\wed.wsf
..........\DISPLAY.vhd
..........\DISPLAY.vhd.bak
..........\TOP.asm.rpt
..........\TOP.done
..........\TOP.fit.rpt
..........\TOP.fit.smsg
..........\TOP.fit.summary
..........\TOP.flow.rpt
..........\TOP.map.rpt
..........\TOP.map.summary
..........\TOP.pin
..........\TOP.pof
..........\TOP.qpf
..........\TOP.qsf
..........\TOP.qws
..........\TOP.sim.rpt
..........\TOP.sof
..........\TOP.tan.rpt
..........\TOP.tan.summary
..........\TOP.vhd
..........\TOP.vhd.bak
..........\TOP.vwf
    

CodeBus www.codebus.net