Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xapp856 Download
 Description: SFI-4.1 16-Channel SDR Interface with Bus Alignment
 Downloaders recently: [More information of uploader wicky.zhang]
  • [xapp485] - XILINX company on the flat panel display
  • [ref-sdr-sdram-vhdl] - VHDL prepared based on the SDR-SDRAM con
  • [WRCTRL] - this VHDL Program get a 64 bit data and
  • [xapp486] - 7:1 Serialization in Spartan-3E FPGAs at
File list (Check if you may need any files):
readme.txt
VERILOG
.......\BUS_ALIGN_MACHINE.v
.......\SDR_4TO1_16CHAN_RX.v
.......\SDR_4TO1_16CHAN_TX.v
VHDL
....\BUS_ALIGN_MACHINE.vhd
....\count_to_128.vhd
....\COUNT_TO_64.vhd
....\SDR_4TO1_16CHAN_RX.vhd
....\SDR_4TO1_16CHAN_TX.vhd
xapp856.pdf
    

CodeBus www.codebus.net