Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
rs_5_3_gf256_latest.tar
Download
Category:
VHDL-FPGA-Verilog
Tags:
[Linux]
[C/C++]
[源码]
File Size:
763kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
ibrahim2bathusa
Description:
this paper deal with rs decoder algorithm
Downloaders recently:
[
More information of uploader ibrahim2bathusa
]
To Search:
rs pdf
rs decoder
RS FPGA
[
RS for Reed Solomon
] - RS is the short form for Reed-Solomon wh
[
reed-solomon
] - Simulate, by using c, a communication sy
[
reed-solomon-3.1.1
] - RS reed-solomon error correction coding
[
rs-5-3
] - Learning to use the FPGA to do a few sim
[
RS-code
] - I' ve tested it! RS coding Verilog HD
File list
(Check if you may need any files):
99273858rs_5_3_gf256_latest.tar
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.