Description: Verilog written procedures for finite state machines to achieve the detection of a binary sequence, the finite state machine with 8 states, and can be freely modified, as a test.
To Search:
File list (Check if you may need any files):
seqdet.v
vsim.wlf
Download