Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FPGA_VHDL_sinusoidal_function Download
 Description: This file contains the VHDL-based design of sinusoidal signal generator source code
 Downloaders recently: [More information of uploader ll415]
 To Search:
  • [alaw] - Use VHDL to achieve communication pulse
File list (Check if you may need any files):
基于FPGA的信号发生器源码
........................\aaf.mif
........................\ADDR.sym
........................\addr.vhd
........................\ADDR_A_F.sym
........................\addr_a_f.vhd
........................\add_a_f.vhd
........................\asin.mif
........................\DIS_SIG.sym
........................\dis_sig.vhd
........................\DIVISION10.sym
........................\division10.vhd
........................\DIVISION4.sym
........................\division4.vhd
........................\DRIVE.sym
........................\drive.vhd
........................\FANGBO.sym
........................\fangbo.vhd
........................\key.gdf
........................\key.sym
........................\KEY1.sym
........................\key1.vhd
........................\LUT.sym
........................\lut.vhd
........................\LUT_A_F.sym
........................\lut_a_f.vhd
........................\Result.sym
........................\Result.vhd
........................\Result_inst.vhd
........................\RSNAND.sym
........................\rsnand.vhd
........................\SANJIAO.sym
........................\sanjiao.vhd
........................\SEL2.sym
........................\sel2.vhd
........................\selampl.vhd
........................\SEL_AMPL.sym
........................\sel_ampl.vhd
........................\SHOW.sym
........................\show.vhd
........................\test.vhd
........................\testrom.sym
........................\testrom.vhd
........................\testrom_inst.vhd
........................\testup.gdf
........................\testup.sym
........................\testup_f_k.gdf
........................\testup_f_k.sym
........................\test_inst.vhd
........................\UPDOWN.sym
........................\updown.vhd
........................\UPDOWN2.sym
........................\updown2.vhd
........................\wavgenerator.gdf
........................\wavgenerator.pof
........................\wavgenerator.sof
........................\wavgenerator.sym
........................\wavgenerator1.pin
........................\wavgenerator1.pof
........................\wavgenerator1.sof
    

CodeBus www.codebus.net