Description: Prepared by the FPGA through the procedures, SDI audio signal to control the final output of the voice
To Search:
- [asi] - done in the company of an FPGA using the
- [AUDIO_DAC] - a voice on the Verilog language decoder
- [hdb3] - HDB3 sending client source code, Verilog
- [AudioVMix] - SDI signal through the line of synchroni
- [DecoderAudio] - This procedure for the separation of SDI
File list (Check if you may need any files):
AudioVolCtrl.v
Download