File list (Check if you may need any files):
夏宇闻著作:从算法设计到硬线逻辑的实现
......................................\CPU设计简介.pdf
......................................\Verilog HDL的基本语法.pdf
......................................\Verilog HDL设计方法概述.pdf
......................................\word
......................................\....\第一章.doc
......................................\....\第七章.doc
......................................\....\第三章.doc
......................................\....\第九章.doc
......................................\....\第二章.doc
......................................\....\第五章.doc
......................................\....\第八章.doc
......................................\....\第六章.doc
......................................\....\第四章.doc
......................................\不同抽象级别的Verilog HDL模型.pdf
......................................\从算法设计到硬线逻辑的实现.ppt
......................................\基本运算逻辑和它们的Verilog HDL模型.pdf
......................................\数字信号处理、计算、程序、.pdf
......................................\有限状态机.pdf
......................................\虚拟器件和虚拟接口模型.pdf
......................................\运算和数据流动控制逻辑.pdf