Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: BasicS Download
 Description: an example HDL-Core with any basic gates.
 Downloaders recently: [More information of uploader lanshi]
 To Search:
  • [AutoStartExample] - Is an example that shows how to create o
  • [pdfs] - pdf files related to diffrent fields
File list (Check if you may need any files):
BasicS
......\testchip_core.vhdl
......\test_add.vhdl
......\test_bidir.vhdl
......\test_clkgen.vhdl
......\test_counter.vhdl
......\test_gates.vhdl
......\test_multpipe.vhdl
......\test_parity.vhdl
......\test_reg.vhdl
......\test_shift.vhdl
......\test_state.vhdl
    

CodeBus www.codebus.net