Title:
synthesizable_Verilog_syntax_and_semantics
Download
Description: synthesizable Verilog syntax and semantics,by teachers from university of Cambridge,It is userful for verilog HDL design.
To Search:
File list (Check if you may need any files):
可综合的Verilog语法（剑桥大学，影印）.pdf
