Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: unishift Download
 Description: An universal shift register performs the following tasks load, right shift ,left shift and parallel load as the selection inputs are 00,01,10,11 respectively. Such a register is implemented here in Quartus.
 Downloaders recently: [More information of uploader sidd_der]
  • [sdmrstruct] - This code implements the structural mode
  • [A188] - A188
File list (Check if you may need any files):
unishift.vwf
    

CodeBus www.codebus.net