Description: CPLD-based pseudo-random sequence generator, generate random sequences using FPGA
To Search:
- [m_vhdl] - m sequence vhdl
- [LFSR] - verilog to achieve 8-order pseudo-random
File list (Check if you may need any files):
基于C P L D 的伪随机序列发生器.pdf