Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
 Description: VHDL language implementation of the timer with a maximum time of 24 hours, timing accuracy of 1ms, with reset, and pause functions, using the crystal oscillator frequency is 50Hz.
 Downloaders recently: [More information of uploader zal20071988]
 To Search: ms vhdl
File list (Check if you may need any files): 
counter.txt

CodeBus www.codebus.net