Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop
Title: ADScode Download
 Description: This is the " ADS application Xiang Jie- RF circuit design and simulation," This is the book' s source code to all of us help!
 Downloaders recently: [More information of uploader 523792534]
File list (Check if you may need any files):
ADS——code
...........\divider_prj
...........\...........\arf_ful.rec
...........\...........\data
...........\...........\....\diviver.ds
...........\...........\....\diviver_mom.ds
...........\...........\....\diviver_mom_a.ds
...........\...........\de_sim.cfg
...........\...........\de_sim.cfg.old
...........\...........\diviver.dds
...........\...........\dsp_ful.rec
...........\...........\hpeesofsim.cfg
...........\...........\hpeesofsim.cfg.old
...........\...........\layout.prf
...........\...........\mm_layout.prf
...........\...........\mm_schematic.prf
...........\...........\Momentum_diviver_mom.dds
...........\...........\momServer.log
...........\...........\mom_dsn
...........\...........\.......\diviver
...........\...........\.......\.......\proj
...........\...........\.......\.......\proj.afs
...........\...........\.......\.......\proj.c2d
...........\...........\.......\.......\proj.cct
...........\...........\.......\.......\proj.cdr
...........\...........\.......\.......\proj.cfg
...........\...........\.......\.......\proj.cti
...........\...........\.......\.......\proj.cvi
...........\...........\.......\.......\proj.fra
...........\...........\.......\.......\proj.gdf
...........\...........\.......\.......\proj.lmd
...........\...........\.......\.......\proj.lmp
...........\...........\.......\.......\proj.log
...........\...........\.......\.......\proj.mrp
...........\...........\.......\.......\proj.msh
...........\...........\.......\.......\proj.opt
...........\...........\.......\.......\proj.qry
...........\...........\.......\.......\proj.rat
...........\...........\.......\.......\proj.sam
...........\...........\.......\.......\proj.sta
...........\...........\.......\.......\proj.std
...........\...........\.......\.......\proj.sti
...........\...........\.......\.......\proj.stm
...........\...........\.......\.......\proj.sub
...........\...........\.......\.......\proj.tch
...........\...........\.......\.......\proj.tml
...........\...........\.......\.......\proj_a
...........\...........\netlist.log
...........\...........\networks
...........\...........\........\diviver.ael
...........\...........\........\diviver.atf
...........\...........\........\diviver.dsn
...........\...........\........\diviver.lay
...........\...........\readegs.dat
...........\...........\readegs.log
...........\...........\save_project_state.ael
...........\...........\save_project_state.bak
...........\...........\schematic.prf
...........\...........\substrates
...........\...........\..........\sub0000.ndx
...........\...........\synthesis
...........\...........\verification
...........\filter_lpf_prj
...........\..............\arf_ful.rec
...........\..............\data
...........\..............\....\filter_lpf.ds
...........\..............\de_sim.cfg
...........\..............\de_sim.cfg.old
...........\..............\dsp_ful.rec
...........\..............\filter_lpf.dds
...........\..............\hpeesofsim.cfg
...........\..............\hpeesofsim.cfg.old
...........\..............\layout.prf
...........\..............\mm_layout.prf
...........\..............\mm_schematic.prf
...........\..............\momServer.log
...........\..............\mom_dsn
...........\..............\netlist.log
...........\..............\networks
...........\..............\........\DA_LCLowpassDT1_filter_lpf.ael
...........\..............\........\DA_LCLowpassDT1_filter_lpf.atf
...........\..............\........\DA_LCLowpassDT1_filter_lpf.dsn
...........\..............\........\filter_lpf.ael
...........\..............\........\filter_lpf.atf
...........\..............\........\filter_lpf.dsn
...........\..............\save_project_state.ael
...........\..............\save_project_state.bak
...........\..............\schematic.prf
...........\..............\synthesis
...........\..............\verification
...........\filter_microtrip_prj
...........\....................\arf_ful.rec
...........\....................\data
...........\....................\....\filter_microchip.ds
...........\................

CodeBus www.codebus.net