Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: T_uart Download
 Description: CPLD implementation of the code to send the module to design key detection module, and key by constructing the UART to send the module to send to the serial port debugging tool in the view.- Send format: one start bit+8 bit data bits+ 1 stop bit = 10-bit
 Downloaders recently: [More information of uploader daipingshun]
 To Search:
  • [cpldpcvhdl] - CPLD with VHDL communication pc machine
File list (Check if you may need any files):
T_uart.vhd
    

CodeBus www.codebus.net