Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
fir_512_378_mux
Download
Category:
VHDL-FPGA-Verilog
Tags:
[VHDL]
[源码]
File Size:
29kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
johnnyz
Description:
512-order high-speed FIR shaping filter, four-phase re-use, tree addition and multi-stage pipeline structure.
Downloaders recently:
[
More information of uploader johnnyz
]
To Search:
pipeline
[
New_HighSpeed_FIR_S_P
] - New type of string and structure of high
[
FIR
] - The FIR filter is designed with verilog.
[
add
] - Multiplier and adder pipeline developmen
[
BeamformingFPGA
] - Beamforming
[
FIR
] - FIR filter VHDL source code and test fil
[
baseband_verilog
] - verilog implementation baseband signal c
[
VHDL_FIR_PRO_scr
] - Programmable FIR filter VHDL implementat
[
SpreadShaping
] - Direct Sequence Spread Spectrum+ shaping
[
Floating-Point-Adder
] - Floating point adder design IP core vhd.
[
modulationshaped
] - modulationshaped成型滤波的设计
File list
(Check if you may need any files):
fir_512_378_mux.v
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.