Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: out_50hz Download
 Description: 用CPLD驱动8位DA,产生正玄信号
 Downloaders recently: [More information of uploader lzylzy123]
 To Search:
File list (Check if you may need any files): 
out_50hz.v

CodeBus www.codebus.net