Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 0917afifo_s Download
 Description: Asynchronous signals using synchronous way, two a clock CLK to the same uniform to work, using synchronous FIFO Asynchronous FIFO
 Downloaders recently: [More information of uploader fanxiaohu]
 To Search:
  • [yfifo] - An asynchronous FIFO, write your own. Be
  • [altera_fifo] - altera s FIFO document
File list (Check if you may need any files):
0917afifo_s\AFIFO_TOP.v
...........\Data_TransAndDFFsyns.v
...........\DPRAM.v
...........\MCU.v
0917afifo_s
    

CodeBus www.codebus.net