Description: 密钥扩展模块的接口如图4.4。clk为系统时钟,kld为输入的加载信号,key为输入的128位密钥数据,wo_0, wo_1, wo_2, wo_3分别为输出的密钥列
- [AES_128] - 128 bit Advanced Encryption Standard
- [aes] - aes encryption decryption algorithm sour
File list (Check if you may need any files):
aes_cipher_top.v