Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: mima Download
 Description: FPGA-based electronic code lock control circuit design, includes source code and password lock schematic design of the overall assembly
 Downloaders recently: [More information of uploader hydalh]
 To Search: vhdl
File list (Check if you may need any files):
mima
....\CTRL.bsf
....\CTRL.vhd
....\db
....\..\mima.asm.qmsg
....\..\mima.asm_labs.ddb
....\..\mima.cbx.xml
....\..\mima.cmp.cdb
....\..\mima.cmp.hdb
....\..\mima.cmp.kpt
....\..\mima.cmp.logdb
....\..\mima.cmp.rdb
....\..\mima.cmp.tdb
....\..\mima.cmp0.ddb
....\..\mima.dbp
....\..\mima.db_info
....\..\mima.eco.cdb
....\..\mima.fit.qmsg
....\..\mima.hier_info
....\..\mima.hif
....\..\mima.map.cdb
....\..\mima.map.hdb
....\..\mima.map.logdb
....\..\mima.map.qmsg
....\..\mima.pre_map.cdb
....\..\mima.pre_map.hdb
....\..\mima.psp
....\..\mima.rtlv.hdb
....\..\mima.rtlv_sg.cdb
....\..\mima.rtlv_sg_swap.cdb
....\..\mima.sgdiff.cdb
....\..\mima.sgdiff.hdb
....\..\mima.signalprobe.cdb
....\..\mima.sld_design_entry.sci
....\..\mima.sld_design_entry_dsc.sci
....\..\mima.syn_hier_info
....\..\mima.tan.qmsg
....\..\wed.zsf
....\DEBOUNCING.bsf
....\DEBOUNCING.vhd
....\KEYBOARD.bsf
....\KEYBOARD.vhd
....\mima.asm.rpt
....\mima.bdf
....\mima.bsf
....\mima.done
....\mima.fit.rpt
....\mima.fit.smsg
....\mima.fit.summary
....\mima.flow.rpt
....\mima.map.rpt
....\mima.map.summary
....\mima.pin
....\mima.pof
....\mima.qpf
....\mima.qsf
....\mima.qws
....\mima.sof
....\mima.tan.rpt
....\mima.tan.summary
....\mima.vhd
....\mima.vwf
....\YMQ.bsf
    

CodeBus www.codebus.net